Add 'Direct Memory Entry'

Direct-Memory-Entry.md

@@ -0,0 +1,5 @@
+<br>With out DMA,  [MemoryWave Official](https://flynonrev.com/airlines/index.php/The_Hippocampus_And_Memory:_Insights_From_Spatial_Processing) when the CPU is utilizing programmed input/output, it is often fully occupied for the whole duration of the learn or write operation, and is thus unavailable to carry out different work. With DMA, the CPU first initiates the transfer, then it does other operations while the switch is in progress, and it finally receives an interrupt from the DMA controller (DMAC) when the operation is finished. This feature is useful at any time that the CPU can't sustain with the rate of information transfer, or when the CPU must perform work while ready for a relatively sluggish I/O knowledge transfer. Many hardware systems use DMA, including disk drive controllers, graphics playing cards, community cards and sound playing cards. DMA can be used for intra-chip knowledge switch in some multi-core processors. Computer systems which have DMA channels can transfer data to and from devices with much less CPU overhead than computer systems with out DMA channels. Similarly, a processing circuitry inside a multi-core processor can switch data to and from its local memory without occupying its processor time, permitting computation and data transfer to proceed in parallel.<br>
+
+<br>DMA can be used for "memory to memory" copying or shifting of information inside memory. DMA can offload costly memory operations, such as massive copies or scatter-gather operations, from the CPU to a dedicated DMA engine. An implementation example is the I/O Acceleration Technology. DMA is of curiosity in network-on-chip and  [MemoryWave Official](http://torrdan.net:80/index.php?title=What%E2%80%99s_All_That_Memory_For) in-memory computing architectures. Standard DMA, additionally called third-celebration DMA, makes use of a DMA controller. A DMA controller can generate memory addresses and initiate [Memory Wave](https://morningcarpool.com/south-carolina-iowa-ncaa-final-showdown/) read or write cycles. It incorporates several hardware registers that can be written and skim by the CPU. These embody a memory tackle register, a byte count register, and a number of management registers. Depending on what options the DMA controller provides, these control registers might specify some combination of the source, the destination, the course of the transfer (studying from the I/O gadget or writing to the I/O system), the size of the switch unit, and/or the number of bytes to transfer in one burst.<br>
+
+<br>To carry out an input, output or memory-to-memory operation, the host processor initializes the DMA controller with a rely of the number of words to switch, and the memory address to use. The CPU then commands the peripheral gadget to provoke a knowledge transfer. The DMA controller then provides addresses and skim/write control lines to the system memory. Each time a byte of data is ready to be transferred between the peripheral machine and memory, the DMA controller increments its internal tackle register until the total block of data is transferred. Some examples of buses using [third-get](https://www.business-opportunities.biz/?s=third-get) together DMA are PATA, USB (earlier than USB4), and SATA